7

1

8

> 22 23

> 24

19

20

21

26 27

28

25

A data transceiver node, comprising:

a master clock having an output at which a master clock signal is generated;

a timebase having an input coupled to receive said master clock signal and having an output at which a downstream and upstream clock signal generated from said master clock signal appears, each of upstream and downstream clock signals being phase coherent with said master clock signal;

a downstream data input;

What is claimed is:

an SCDMA downstream modulator coupled to said downstream data input and coupled to receive said downstream clock signal and having a chips output;

a downstream carrier synthesizer coupled to receive said master clock signal and having a downstream carrier output\at which a downstream carrier appears which is phase coherent with said master clock signal;

a first mixer having a first input coupled to said chips output and having a second input coupled to said downstream carrier output and having an output at which modulated downstream signals appear for coupling to a transmission media or media transmitter;

a second mixer having an input for coupling to a transmission medium or media receiver, and having a carrier input for receiving an upstream carrier, and having an output at which baseband demodulated upstream signals appear;

an upstream carrier synthesizer coupled to receive said master clock signal and having an output at which a synthesized upstream carrier signal appears which is phase coherent with said master clock signal, said output coupled to said carrier input of said second mixer; and

an SCDMA upstream demodulator having an input coupled to said output of said second mixer and having an input coupled to receive said upstream clock signal, and having an output at which recovered upstream data appears, and including means for correcting phase and amplitude errors in incoming constellation points transmitted from other data transmission nodes located at varying distances from said data



	3	U
		1
		2
		3
		4
		5
		6
1		
Ę	V	7 8
	1	9
	١.	
¥	1	0
u	1	1
T	1	2
	1	3
Ī	1	4
	1	5
1	1	6
Ħ	1	7
	1	8
	1	9
	2	
	2	
	2	
	2	<u>-</u>
	2	
	2	4

25

26

27

29

2 0

transceiver, and further comprising means for achieving frame synchronization or minislot boundary synchronization.

2. A digital data transceiver comprising:

a first mixer having an input for receiving code division multiplexed downstream signals and having a carrier input for receiving a local downstream carrier, and having a product output at which demodulated signals appear;

an SCDMA demodulator having an input coupled to said product output and having a clock input and having a clock steering output and having a recovered downstream data output;

a voltage controlled oscillator having an error signal input coupled to said clock steering output and having a recovered clock output;

a clock multiplier having an input coupled to said recovered clock output and having a recovered downstream clock output coupled to said clock input of said SCDMA demodulator;

a clock divider having an input coupled to said recovered clock output and having an clock output;

a first synthesizer having an input coupled to said clock output of said clock divider and having an output coupled to said carrier input of said first mixer at which a first carrier appears which is phase coherent with said recovered clock;

an SCDMA modulator/multiplexer having an input for receiving upstream data and having a clock input coupled to said recovered clock output of said clock multiplier and capable of carrying out any form of prior art ranging or other process to achieve frame synchronization or alignment of minislot boundaries of said data transceiver with minislot boundaries in a receiving node, and having an output at which code division multiplexed upstream signals appear;

a second synthesizer having a clock input coupled to said clock output of said clock divider and having an upstream carrier output at which an upstream carrier appears which is phase coherent with said recovered clock;

a second mixer having an input coupled to said output of said SCDMA modulator

		2
		3
		4
		5
		6
(7
ΛLΝ	X	ģ
W	ι,	9
	1	0
74 20 20 20 20 20 20 20 20 20 20 20 20 20	1	1
	1	1 2
u	1	3
e ,===	1	4
	1	5
	1	6
Į.	1	7
Ũ	1	5 6 7 8
	1	9
	2	0
	2	1
	2	2
	2	3
	2	0 1 2 3 4 5
	2	5
	2	

27

28

28 29

1

and having an input coupled to said upstream carrier output of said second synthesizer, and having an output for coupling to a shared transmission media.

3. A digital data transceiver comprising:

a master clock for generating a master downstream clock signal at a clock output having a frequency which is an integer multiple of a downstream symbol or chip rate, Fds;

a downstream modulator implementing any form of TDMA or CDMA multiplexing or no multiplexing at all and any form of modulation, and having a clock input coupled to said clock output of said master clock, and having a data input for receiving downstream data and having a data output at which symbols to be transmitted downstream appear;

a downstream mixer having a data input coupled to said data output of said downstream modulator and having a carrier input for receiving a downstream carrier, and having a data output for coupling to a transmission media;

an upstream clock generator having a clock input coupled to said clock output of said master clock and having an upstream clock output at which appears an upstream clock signal having a frequency which is M/N times the frequency of said downstream clock signal where M and N are integers;

a frequency divider having a clock input coupled to said clock output of said master clock and having a carrier clock output at which a carrier clock signal appears;

a downstream carrier synthesizer coupled to receive said carrier clock signal and having an output at which appears a downstream carrier signal which is phase coherent with said downstream clock signal and which is coupled to said carrier input of said downstream mixer;

an upstream carrier synthesizer having a clock input coupled to said clock output of said frequency divider, and having an upstream carrier output at which appears an upstream carrier signal which is phase coherent with said master downstream clock signal;

an upstream mixer having a carrier input coupled to said upstream carrier

	3	6
	3 3 3	7
λ	3	8
U)	•	
₽		1
_		2 3
٠. 		_
‡		3
		4
		5
j		6 7 8
j Ti		7
# ===		′
		8
		9
I	1	9
	1	1
	1	2
	1	3
	1	2 3 4
	1	5
	1	6

17

18

19 20

29 30

31

32 33

34

35

output and having an input for coupling to a transmission media, and having an output at which baseband demodulated upstream signals appear;

an upstream demodulator/demultiplexer implementing any form of TDMA or SCDMA or CDMA demultiplexing, or no demultiplexing at all if the incoming data is not multiplexed, and which implements any form of demodulation, and which is capable of carrying out prior art langing or other processes to achieve frame synchronization or alignment of minislot boundaries of the transmitted signal to minislot boundaries in said data transceiver, and having a clock input for receiving said upstream clock signal and coupled to receive said baseband demodulated upstream signals, and having an output at which appears recovered upstream data.

4. A data transceiver, comprising:

a downstream mixer having an input for coupling to a transmission media and having a downstream carrier input, and having an output at which baseband downstream signals appear;

a downstream demodulator/demultiplexer which can be any conventional demodulator/demultiplexer and which has an input to receive a downstream clock signal and an input coupled to receive said baseband downstream signals, and an output at which recovered downstream data appears and which includes conventional downstream clock recovery circuitry, and a clock steering output at which appears a clock steering signal;

a voltage controlled oscillator having a control input coupled to receive said clock steering output and having a recovered downstream clock output at which a recovered downstream clock signal appears;

an upstream clock generator having an input coupled to receive said recovered downstream clock signal and having an upstream clock output at which appears an upstream clock signal which is phase coherent with said downstream clock signal and which has a frequency which is related to the frequency of said downstream clock signal by the ratio M/N where M and N are integers;

a frequency divider having a clock input coupled to said upstream clock output and having a carrier clock output;

	23
	232425
	25
	26 27
الم	28 29 30
int	29
l gr	30
) Ö	3 1 3 2
5	32
I.	33
F	3 4
	35 36
u T	36
i C	37
IJ	37 38 39
	39
4	1
U	2
	3
	3 4 5
	5
	6
	7
	8
	9
	10
	11

12

21

22

a downstream carrier synthesizer having a clock input coupled to said carrier clock output and having a downstream carrier output at which a downstream carrier appears which is phase coherent with said recovered downstream clock, said downstream carrier output coupled to said downstream carrier input of said downstream mixer;

an upstream carrier synthesizer having a clock input coupled to said carrier clock output, and having an upstream carrier output at which an upstream carrier signal appears which is phase coherent with said recovered downstream clock;

an upstream mixer having an upstream carrier input coupled to said upstream carrier output and having a symbol input for receiving symbols to be transmitted upstream, and having an output for coupling to a transmission media; and

an upstream modulator/multiplexer which is capable of TDMA or SCDMA or CDMA multiplexing using any prior art circuitry and is capable of carrying out ranging or other prior art processes of achieving frame synchronization or alignment of upstream minislot boundaries with minislot boundaries at a receiving node, and having an input coupled to said upstream clock output and having an input for receiving upstream data and having an output coupled to said symbol input of said upstream mixer.

- 5. A digital data communication system comprising:
 - a shared transmission medium;

in a first node:

a master clock for generating a downstream clock signal having a frequency F_{DS};

a first upstream clock generation means having an input coupled to receive said downstream clock signal from said master clock for generating at an output an upstream clock signal having a frequency F_{US} which has a frequency equal to (M/N)*F_{DS} where M and N are integers;

first means having an input for receiving downstream data to be transmitted on said shared transmission media and having an input coupled to receive said downstream clock signal, and having an output coupled to said shared

	٠	_
`	2	0
h	2	1
<i>)\</i> '	2	2
- 1	2	3
ū	2	4
	2	5
7	2	6
	2	7
T	2	8
	2	9
IJ	3	0
	3	1
4	3	2
u	3	3
	3	4 5
	3	5
		6
	3	7
	3	8

39 40

41

42

43

13.

14

15

16

17 18

19

transmission medium, for generating a downstream carrier from said downstream clock signal and using said downstream clock signal to organize said downstream data into a plurality of symbols, and, if necessary, using said downstream clock signal to time division or code division multiplex said symbols if data from more than one source must be kept separate, and modulating said symbols onto said downstream carrier and launching the modulated downstream signals into said shared transmission medium;

in one or more second nodes:

second means having an input doupled to said shared transmission media and having clock recovery means for recovering said downstream clock signal from modulated downstream signals on said shared transmission media and outputting the recovered downstream clock signal at a dowstream clock output, said second means functioning to use said recovered downstream clock signal to demodulate said modulated downsteam signals and recover said downstream data or, if necessary, to demultiplex said demodulated downstream signals to generate demultiplexed signals and recover said downstream data from said demultiplexed signals;

a second upstream clock generation means having an input coupled to receive said recovered downstream clock and having an output at which said phase lock loop generates an upstream clock signal having a frequency $F_{US} = (M/N)^*F_{DS}$ where M and N are integers, said upstream clock signal being generated from said downstream clock signal so as to be phase coherent with said downstream clock signal;

third means having an input for receiving upstream data bits and having an input coupled to receive said upstream clock signal, said third means for using said upstream clock signal to organize said upstream data bits into one or more chips or symbols to be transmitted to said first node, and if necessary, for using said upstream clock signal to multiplex said chips or symbols of upstream data using time division or code division multiplexing into a plurality of timeslots or result vectors to be transmitted, and for generating a phase coherent upstream carrier from said upstream clock signal, and for modulating said timeslots or

M,,	Ŭ	•
יע	5	2 3
	5	3
,===	5	4
j	5	4 5
	5 5 5	6
#	5	7
1 : 1		
m	5	9
		1
		2
	2 3 4	
ũ		
		5
		6
		7
		8

9

10

11

1 2

44

45

46

47

48

49

50

result vectors onto said upstream carrier to generate upstream signals and launching said upstream signals into said shared transmission medium and translating the frequency of the upstream signals to a selected frequency in the upstream band and filtering the Fourier spectrum of said upstream signals to limit the spectrum to a band of frequencies at a center frequency that does not interfere with other signals on said shared transmission medium;

and said first node further comprising:

fourth means having an input coupled to receive said upstream clock signal from said first upstream clock generation means and having an input coupled to said shared transmission media and including means for generating a local upstream carrier from said upstream clock generated by said first upstream clock generation means which has the same frequency as said upstream carrier generated in each of said second nodes, said fourth means for recovering said upstream data from said demodulated upstream signals, including using said upstream clock to demultiplex said upstream signals if necessary prior to recovering the upstream data.

6. A modem for use at a headend of a system for bidirectional communication of digital data over a transmission media, comprising:

a master clock for generating a master clock signal;

means for generating upstream and downstream clock signals which are phase coherent with said master clock signal, said upstream clock signal having a frequency which is M/N times the frequency of said downstream clock signal, where M and N are integers;

means coupled to receive said downstream clock signal for using it to transmit downstream data over said transmission media; and

means coupled to receive said upstream clock signal for using it to receive upstream data transmitted over said transmission media.

7. A modem for use as a remote node in a bidirectional communication system having a headend and a plurality of remote node coupled to said headend by a transmission media,

Ont.

3

8

9

10

11

2

1

2

3

2

1

1 2

com	nrıs	ına.
,,,,,	P	

first means for recovering a downstream clock from data transmitted by said headend over said transmission media and for using said recovered downstream clock to recover downstream data;

second means for using said ecovered downstream clock to generate an upstream clock which is phase coherent with said downstream clock, said upstream clock having a frequency which is M/N times the frequency of said downstream clock, where M and N are integers; and

third means for using said upstream clock to transmit upstream data to said headend over said transmission media.

- 8. The apparatus of claim 7 wherein said third means includes means for transmitting data upstream using synchronous code division multiplexing.
- 9. The apparatus of claim wherein said third means includes means for transmitting data upstream using time division multiple access multiplexing.
- 10. The apparatus of claim ♥ wherein said third means includes means for transmitting data upstream using DMT multiple access multiplexing.
- 11. The apparatus of claim 7 wherein said third means includes means for transmitting symbol data upstream using synchronous code division multiplexing by mapping minislots assigned to said modem to one or more symbols and one or more spreading codes.
- 12. The apparatus of claim 7 wherein said third means includes means for transmitting symbol data upstream using DMT multiplexing by mapping minislots assigned to said modem to one or more symbols and one or more frequencies.
- 13. A modem for use as a remote node in a bidirectional communication system raying a headend and a plurality of remote node coupled to said headend by a transmission



9⁷⁷ 5

1

3

8

9

1 2

2

2

1 2

3 4

> 6 7

5

8

media, comprising:

first means for recovering a downstream clock from data transmitted by said headend over said transmission media and for using said recovered downstream clock to recover downstream data;

a clock for generating an upstream clock signal; and

third means for using said upstream clock signal to transmit upstream data to said headend over said transmission media.

- 14. The apparatus of claim 13 wherein said third means includes means for transmitting symbol data upstream using synchronous code division multiple access multiplexing by mapping minislots assigned to said modem to one or more symbols and one or more spreading codes.
- 15. The apparatus of claim 13 wherein said third means includes means for transmitting symbol data upstream using DMT multiplexing by mapping minislots assigned to said modem to one or more symbols and one or more frequencies.

The apparatus of claim 4 further comprising means for selectably altering the

- 17. The apparatus of claim 15 fulther comprising means for selectably altering the mapping.
- 18. A modem for use as a remote node in a bidirectional communication system having a headend and a plurality of remote node coupled to said headend by a transmission media, comprising:

first means for recovering a downstream clock from data transmitted by said headend over said transmission media and following said recovered downstream clock to recover downstream data:

a clock for generating an upstream clock signal; and third means for using said upstream clock signal to transmit upstream data to

14

9

> 5 6 7

> > 8 9

1

2

3 4

10 11

said headend over said transmission media, and

wherein upstream data transmission is on the basis of assigned minislots counted by a minislot counter in the heldend, said minislot counter having a rollover value that defines a superframe boundary, and further comprising ranging means for carrying out the communications of a ranging algorithm to determine an offset value for a symbol counter which also has a rollover value which defines a superframe of symbols which exactly corresponds in duration with said superframe of minislots, said symbol counter being implemented by said third means, said offset being of a value which will cause transmission of symbol data upstream with timing such that the superframe boundaries of a superframe of symbols transmitted upstream arrive at said headend aligned in time with said sulperframe boundaries of said minislots...

19. The apparatus of claim 18 wherein said headend sends sync messages and UCD messages downstream, each said sync message carrying a timestamp sample from a timestamp counter in said headend and each said UCD message containing a timestamp at the time of a kiloframe or superframe boundary occurring at said headend, and further comprising means in said modem for calculating an initial offset value from a sync message and a UCD message and for using said offset as an initial offset value or starting point for said ranging means.

A system for bidirectional communication of digital data between a CU modem and a plurality of RU modems, comprising:

á shared transmission media coupling said CU and RU modems; and

a master clock for generating a master clock signal;

first means for generating downstream clock signals;

second means coupled to said shared transmission media for receiving said downstream clock signal and for using it to transmit downstream data over said shared transmission media; and

third means coupled to said shared transmission media and for receiving upstream data transmitted over said shared transmission media and recovering an

a CU modem comprising:

λ	20
11	21 22
源/	22
	23
نظ أيد	2 4
Į.	25
Ġ W	26
ø	27
	28
J	29
	30
ĵ	30
w	
22	1
	2
	3
	4
	_

5 6

7

8 9

10

11

12 13

14

15 16

17

18

19

upstream clock and carrier therefrom and using said recovered upstream clock and carrier signals to demodulate and demultiplex SCDMA multiplexed upstream symbols having their spectrums spread with a plurality of spreading codes, said symbols and spreading codes being mapped to minislots assigned by said CU modem to said RU modem(s); and

an RU modem comprising

fourth means coupled to said shared transmission medium, for recovering a downstream clock and downstream carrier from data transmitted by said CU modem over said shared transmission media and\for using said recovered downstream clock and carrier to recover downstream data including said minislot assignments transmitted from said CU modem:

a timebase for generating an upstream clock and upstream carrier;

fifth means coupled to said shared transmission media and to said timebase and to said fourth means for mapping said minslot assignment to one or more symbols and one or more spreading codes or DMT frequencies for use in transmitting symbols upstream to said CU modem, and for using said upstream clock upstream carrier and said symbols and spreading codes or DMT frequencies mapped to said minislot assignment to transmit upstream data to said CV modem over said shared transmission media.

21. A system for bidirectional communication of digital data between a CU modem and a plurality of RU modems, comprising:

a shared transmission media coupling said CU and RU modems; and a CU modem comprising:

a master clock for generating a master clock \$ignal;

first means for generating upstream and downstream clock signals which are phase coherent with said master clock signal, said upstream clock signal having a frequency which is M/N times the frequency of said downstream clock signal, where M and N are integers;

second means coupled to said shared transmission media for receiving said downstream clock signal and for using it to transmit bownstream data over said

	1	8
4,	1	9
ront	2	0
יע	2	1
	2	2
1	2	3
I	2	4
	2 2	5
W	2	6
Ø	2	7
s		
Lī		1
<i>-</i>		•

14 15

12

13

17 8

16

1 2

5 6

8 9

7

10 11 12

13 14

TER-005 Spec 5/5/98

third means coupled to said shared transmission media and coupled to receive said upstream clock signal and using it to receive upstream data transmitted over said shared transmission media; and

an RU modem comprising

shared transmission media; and

fourth means coupled to said shared transmission medium, for recovering a downstream clock from data transmitted by said CU modem over said shared transmission media and for using said recovered downstream clock to recover downstream data;

fifth means for using said recovered\downstream clock to generate an upstream clock which is phase coherent with said downstream clock, said upstream clock having a frequency which is M/N times the frequency of said downstream clock, where M and N are integers; and

sixth means coupled to said shared transmission media for using said upstream clock to transmit upstream data to said CU modem over said shared transmission media.

22. A system for bidirectional communication of digital data between a CU modem and a plurality of RU modems, comprising:

a shared transmission media coupling said CU and RU modems; and a CU modem comprising:

a master clock for generating a master clock signal;

first means for generating upstream and downstream clock and carrier signals which are phase coherent with said master clock signal, said upstream clock signal having a frequency which is M/N times the frequency of said downstream clock signal, where M and N are integers;

second means coupled to said shared transmission media for receiving said downstream clock signal and said downstream carrier and for using them to transmit downstream data over said shared transmission media; and

third means coupled to receive upstream signals transmitted over said shared transmission media and coupled to receive said upstream clock signal and said

}	22
`\	23 24 25
W	24
V.	25
	26
*- <u>-</u>	27
	26 27 28
IJ	29
g i	30
	31
	32
đ	33
O	3 4
	35
	36
	37
	38
	39

1

3

4 5

15

16

17

18

19

20

21

upstream carrier signal and using them to demodulate and demultiplex SCDMA multiplexed upstream symbols in said upstream signals, said symbols having their spectrums spread with a plurality of spreading codes, said symbols and spreading codes being mapped to minislots assigned by said CU modem to said RU modem(s) for upstream transmissions; and

an RU modem comprising

fourth means coupled to said shared transmission medium, for recovering a downstream clock from data transmitted by said CU modem over said shared transmission media and for using said recovered downstream clock to generate a downstream carrier which is phase conerent with said downstream carrier signal used by said second means to transmit said downstream data and using said downstream clock and carrier signals to demodulate and recover downstream data including said minislot assignment for upstream transmission;

fifth means for using said recovered downstream clock to generate an upstream clock and an upstream carrier which are both phase coherent with said recovered downstream clock, said upstream clock having a frequency which is M/N times the frequency of said downstream clock, where M and N are integers; and

sixth means coupled to said shared transmission media for using said upstream clock and upstream carrier signals to transmit upstream symbol data to said CU modem over said shared transmission media by mapping said minslot assignment received from said CU modem to one or more symbols and one or more spreading codes or DMT frequencies for use in transmitting symbols upstream to said CU modem, and for using said upstream clock upstream carrier and said symbols and spreading codes or DMT frequencies mapped to said minislot assignment to transmit upstream data to said CU modem over said shared transmission media.

23. The apparatus of claim 22 wherein said CU modem includes a ministot counter which rolls over at a programmable count value which defines a superframe boundary, and further comprises a timestamp counter, a timestamp sampler and a sync message generator means for generating sync messages that contain samples taken by said timestamp sampler of said timestamp counter from time to time and for generating UCD

messages which contain samples taken by said timestamp sampler of said timestamp counter at superframe boundaries and wherein said second means transmits said sync messages and UCD messages downstream to said RU modem, and wherein said RU modem includes a symbol counter coupled to or part of said sixth means which counts symbols in a superframe of symbols that exactly corresponds in duration to said superframe of minslots and which rolls over at a count corresponding to a boundary of a superframe of symbols, and wherein fourth means includes offset calculation means for using said sync messages and UCD messages to calculate an offset to load into said symbol counter such that the superframe boundaries of a superframe of said symbols transmitted upstream by said sixth means will be approximately superimposed in time at said CU modem with the superframe boundaries of a superframe of minislots mapped to said superframe of symbols.

- 24. The apparatus of claim 23 wherein said sixth means further comprises ranging means for using said offset calculated by said offset calculation means as a starting point to carry out a trial and error ranging process to determine an exact offset for said symbol counter which will cause said superframe boundaries of a superframe of upstream symbols to be exactly superimposed in time at said CU modem with the superframe boundaries of a superframe of minislots mapped to said superframe of symbols.
- 25. The apparatus of claim 22 wherein said CU modem includes a minislot counter which rolls over at a count value which defines a superframe boundary, and wherein said RU modem includes a symbol counter coupled to or part of said sixth means which counts symbols in a superframe of symbols that exactly corresponds in duration to said superframe of minislots and which rolls over at a count corresponding to a boundary of a superframe of symbols, and wherein said sixth means further comprises ranging means for determining an exact offset for said symbol counter which will cause said superframe boundaries of a superframe of upstream symbols to be exactly superimposed in time at said CU modem with the superframe boundaries of a superframe of minislots mapped to said superframe of symbols.

1 2

26. The apparatus of claim 24 wherein downstream data arrives at said second
means in the form of packets with headers and wherein said second means further breaks
down said packets and headers into FEC frames having overhead bits and ECC error
detection and correction bits therein, and wherein said second means includes means for
inserting said sync messages and said UCD messages in the stream of downstream data so
as to have low jitter by monitoring the point of insertion of every sync or UCD message
into every packet based upon the length of the data and header portions of the packet and
the length of said sync or UCD message and changing the point of insertion whenever said
sync message or UCD message would not fit completely within the data portion of a packet
and would straddle a header portion, and by always inserting the sync message or UCD
message at the same point in every FEC frame such that whatever straddles of overhead
or ECC bits exist are always the same.

The apparatus of claim 22 further comprising a clock slip detector means coupled to receive said recovered downstream clock and said upstream clock and for counting and storing the count of the clock cycles of said upstream clock over each predetermined interval of said recovered downstream clock and generating an interrupt signal at the end of every interval.

28. The apparatus of claim 27 further comprising means for receiving said interrupt signal and for retrieving the count of upstream clock cycles in response thereto and comparing said count to a predetermined expected number, and if there is a mismatch of more than a predetermined number of clock cycles, for causing said sixth means to cease transmitting.

29. A process for transmitting data in both directions in a bidirectional digital data ommunication system, comprising:

generating a master clock signal in a headend modem, and generating a downstream clock and carrier signal from said master clock signal both of which are phase coherent therewith, and generating an upstream clock and carrier signals in

B		9
M	L	2
U(D	11	1
9	1	2
	1	3
	1	4
	1	5
<u>~</u>	1	6
Ţ	1	7
· []	1	8
F	1	9
	2	C
â		_
		1
IJ		2
u		3
		1 2 3 4
2.2.2		

6

7

8

6

7

18

19 20

said headend modem from said master clock signal both of which are phase coherent therewith, said upstream clock signal having a frequency which is M/N times the frequency of said downstream clock, where M and N are integers;

transmitting data downstream to a remote modern using said downstream clock and carrier signals;

in said remote modem, recovering at least said downstream clock signal and using it to recover downstream data, and using said recovered downstream clock signal to generate an upstream clock signal and an upstream carrier signal both of which are phase coherent with the recovered downstream clock signal, said upstream clock signal having a frequency which is M/N times the frequency of said recovered downstream clock signal;

using said upstream clock and carrier signals to transmit symbol data upstream to a headend modem;

using said upstream clock and carrier signals generated in said head end modem to recover upstream data transmitted from said remote node.

30. A process for mapping upstream symbols and spreading codes in an SCDMA system to upstream assigned minislots comprising:

organizing data to be transmitted into frames comprised of subframes each of which contains chips generated from symbols in an information vector, with one information vector mapped to each subframe, and a plogrammable number of frames mapped to every minislot;

counting minislots with a minislot counter that rolls over at some number which defines a superframe of minislots;

setting a rollover count of a symbol counter to establish a superframe of symbols such if said minislot counter and said symbol counter simultaneously started counting from zero, both would roll over simultaneously;

mapping symbols and spreading codes to minislots by starting on a first code and assigning numbers to symbols to each frame in accordance with how many subframes there are in said frame and continuing this process with subsequent frames along a time axis until a programmable value of L is reached where L is an integer, then

95	1	
		1
		2
		3

4

6

10

11

12 13

14

15

OSOVACIE OSOSSI

repeating the process starting with another code along a code axis and starting with another frame until L is reached again and repeating this process until the number of symbols in a superframe of symbols have been mapped to specific frames and ministots and specific codes.

31. A process of transmitting SCDMA data in an upstream organized as numbered minislots, comprising:

receiving a minislot assignment naming specific numbered minislots on which transmission is authorized;

mapping the specific minislot numbers in said assignment to specific symbols and spreading codes and frame and subframes that map to those minislots;

constructing one information vector for every subframe mapped to the minislot assignment by placing the numbered symbols that map to the numbered minislots in the assignment in the elements of the information vectors corresponding to the numbered code each numbered symbol maps to;

spreading the spectrum of each information vector by matrix multiplication of the information vector times a code matrix having a plurality of codes therein which corresponds to the number of elements in the information vector to generate one result vector for every subframe that maps to the assigned minislots; and transmitting RF signals derived from the result vectors.

